# Switch-Level Models

3/29/04 &

Hardware Description Languages and Synthesis

1

# Primitives Supported by Verilog



notif1

3/29/04 &



3

and Synthesis

# Primitives for MOS Transistors

#### **nmos**, **pmos**

- **rnmos**, **rpmos** (resistive version)
- Terminal list: (drain, source, gate) (i.e., (output, input, control))
- **Input-output relationship** 
	- L: 0 or <sup>z</sup>
	- H: 1 or <sup>z</sup>



ctrl





# Static CMOS Circuits

- Implement pull-up logic by p-channel transistors
- Implement pull-down logic by n-channel transistors
- p-channel and n-channel transistors are turned on by complementary signal values
- When a transistors is
	- on: very low source-to-drain resistance (short circuit)
	- off: very high source-to-drain resistance (open circuit)
- No DC path between power and ground
	- static power dissipation is 0
	- power is consumed during switching of the input signal

#### Example: Inverter

(a) CMOS circuit, (b) in = 0, (c) in = 1



3/29/04 &

#### Verilog Model for CMOS Inverter

**module** cmos \_ inverter (inv\_out, inv\_in); **output** inv\_out; **input** inv\_in; **supply0** GND; **supply1** PWR;

**pmos** (inv\_out, PWR, inv\_in); **nmos** (inv\_out, GND, inv\_in); **endmodule**

3/29/04 &

#### Example: 3-input nand Gate

module  $nand_3$  (Y, A, B, C); Y; output input A, B, C; GND; supply0 supply1 PWR; wire w1, w2;  $(Y, PWR, A);$ pmos  $(Y, PWR, B);$ pmos  $(Y, PWR, C);$ pmos (Y, w1, A); nmos (w1, w2, B); nmos (w2, GND, C); nmos



endmodule

3/29/04 &



# Alternative Loads

- $\blacksquare$  Silicon area can be reduced by replacing pull-up logic by <sup>a</sup> single transistor which acts like <sup>a</sup> resistor
	- –fabricated with <sup>a</sup> single type of transistors
	- –penalized by DC power consumption
- Example (using nmos)
	- –enhancement-mode: gate connected to drain
	- –depletion mode: gate connected to source
	- –(a) enhancement-mode, (b) depletion-mode, (c) resistive pull-up



3/29/04 &

#### Primitives for MOS Pull Gates

#### **pullup**, **pulldown**

- Both have a single port element which is to be pulled to 1 or 0
- Pull-up (pull-down) gate has a predefined strength of **pull1** (**pull0**)
- Synthesis tools sometimes use pull-up and pulldown gates to tie unused set/rest inputs on flipflops
- Do not get confused with **tri0** and **tri1**

#### Example: 2-input nand Gate

#### ■ nmos pull-down logic + depletion load pullup device



#### CMOS Transmission Gates



 Primitives: **cmos, rcmos** (resistive version) ■ Terminal list: (output, input, enable, ~enable) Example (transmission gate implemented by **nmos** and **pmos** primitives)

> module Tgate\_str (data\_in, data\_out, n\_enable, p\_enable); input data\_in, n\_enable, p\_enable; output data out:

pmos (data\_out, data\_in, p\_enable); nmos (data\_out, data\_in, n\_enable); endmodule

3/29/04 &

#### Example: Master-Slave D flip-flop with active-low clear

■ Use transmission gates and logic gates



13



3/2 9/0 4 & 4/8/0 4



# Verilog Model

```
module tgate_dflop (Q, Q_, data, clock, clock_, clear_);
                input data, clock, clock, clear;
               output Q, Q;
               wire w01, w1, w2, w3, w04, w4;
               assign w1 = w01;
               assign w4 = w04;
               cmos (w1, data, clock, clock);
               nand #1 (w2, w1, clear_);
               not #1 (w3, w2);\mathsf{cmos} (w01, w3, clock, clock_);
                \mathsf{cmos} (w04, w2, clock, clock_);
               not #1 (Q, w4);should be
               nand #1 (Q_, Q, clear_);
exchangedcmos (w4, Q , clock , clock);
             endmodule
                                                                      15Hardware Description Languages
 3/29/04 &and Synthesis
```
# Bi-Directional Switches

- 2-terminal bi-directional switches
	- primitives: **tran**, **rtran** (resistive version)



 one terminal may be declared as **input** or **inout**, and the other as **inout** or **output**

#### ■ 3-terminal bi-directional switches

 primitives: **tranif0**, **tranif1**, **rtranif0** (resistive version), **rtranif1** (resistive version)



3/29/04 &Hardware Description Languages and Synthesis - the third terminal is a control input



# Signal Strengths

- Verilog's logic system has logic values and logic strengths
- The strength of a signal refers to the ability to act as a driver determining the resultant logic value on a net
	- gives additional information that determines the result of contending drivers on <sup>a</sup> net when multiple drives are present, or when the nets are modeled as charge storage capacitors
- The signals in gate-level models are "strong" by default

# Strength Diagram



- $\blacksquare$  **supply0**, **strong0**, **pull0**, **weak0**, **highz0**, **supply1**, **strong1**, **pull1**, **weak1**, **highz1** may be assigned only to nets that are outputs of continuous assignments, combinational gates, or pull gates
- W **large0**, **medium0**, **small0**, **large1**, **medium1**, **small1** are "charge storage" strengths for nets of type **trireg**
- The strength of the output signal of a MOS transistor switch or bi-directional switch depends upon the switch type and the strength of the input signal (see page 25)

3/29/04 &



# Strength Specifications

- Two parts: strength for 0, and strength for 1
- When the logic value is known (0 or 1), the strength is one of the strengths (1, 2, ...7)
	- The integer associated with <sup>a</sup> strength indicates relative strength, with 7 being the highest
- When the logic value is z, the strength may be HiZ0 or HiZ1
- **Notai** When the logic value is ambiguous  $(x)$ , the strength may be in both sides of the scale
- Use "%v" in **\$display** or **\$monitor** to see the strength of <sup>a</sup> signal



#### Driven Nets

- Combinational logic primitives or pull gates
	- – gate\_instantiation ::= [GATE\_TYPE] [drive\_strength] [delay] gate\_instance {, gate\_instance};
	- GATE \_ TYPE: combinational logic gate or pull gate
	- drive \_ strength: an unordered pair with one value from {**supply0**, **strong0**, **pull0**, **weak0**, **highz0**} and the other from {**supply1**, **strong1**, **pull1**, **weak1**, **highz1**}
- Continuous assignments
	- continuous \_ assign ::= **assign** [drive\_strength] [delay] list \_ of \_ net \_ assignments;
- Only scalar nets may receive strength assignments
- **Examples** 
	- **nand** (**pull1**, **strong0**) <sup>a</sup> (out, in1, in2);
	- **wire** (**pull0**, **weak1**) b <sup>=</sup> <sup>c</sup> & d;
	- **assign** (**pull1**, **weak0**) <sup>e</sup> <sup>=</sup> f;

3/29/04 &

# Supply Nets

- Nets of supply0 (supply1) have predefined strength of **supply0** (**supply1**)
- When a **tri0** (**tri1**) net is not driven, it has the strength of **pull0** (**pull1**)

## Charge Storage Nets

■ net\_declaration ::= **trireg** [**vectored** | **scalared**] [charge\_strength] [range] list \_ of \_ net \_ identifiers

 charge\_strength: **small**, **medium** (default), or **large** capacitor



# Ambiguous Signals

- When the strength of a signal is ambiguous, it is a member of <sup>a</sup> set of two or more strengths, but the exact strength is not known
	- <sup>a</sup> signal may have <sup>a</sup> range of strengths
- **Examples**





3/29/04 &

#### Strength Reduction by Primitives

**For a combinational primitive (except three**state gates) or pull primitive, the strength of the output is independent of the strength of the input

**For a MOS transistor switch or MOS bi**directional transistor switch, the strength of the output depends upon the the strength of the input and the switch type

#### Transistor Switches and Bi-Directional Switches

#### For **nmos**, **pmos**, **cmos**, **tran**, **tranif0**, or **tranif1**

- if data input signal has strength **supply0** (**supply1**), then the strength of the output is **strong0** (**strong1**)
- otherwise, the strength of the output remains the same as that of the input
- For <sup>a</sup> resistive switch (**rnmos**, **rpmos**, **rcmos**, **rtran**, **rtranif0**, or **rtranif1**), use the following rule



3/29/04 &

#### Known Strengths and Known Values

- When a net is driven by signals having known values and known strengths, the one having the greatest strength dominates
- Example





3/29/04 &

#### Known Strengths and Known Values

- When a net is driven by signals having same value and identical strength, the net has that value and strength
- When a net is driven by signals having same value, the net has that value and the strength of the greatest of the drivers
- When a net is driven by signals having same strength but different values, the value of the net depends upon the net type
	- if the type is **wand**, **wor**, **triand** or **trior**, the value is determined by the rules associated with the net type (see page 36)
	- otherwise, the value is x, and the strength is the range of all strengths between the greatest strength of each

3/29/04 &driver

# Example

■ Same strength and opposing values in two drivers => ambiguous value and strength in the driven net



3/29/04 &

# Ambiguous Strengths

- When two signals having ambiguous strengths drive the same net, the resultant strength of the net is also ambiguous and has the range including all of the strengths of the drivers
- Example





3/29/04 &



#### Sub-Example



reg reg\_ena, reg\_value;

```
wire Result_1;
```

```
pulldown (Result_1);
```

```
nmos (Result_1, reg_value, reg_ena);
```
3/29/04 &

#### Sub-Example



reg reg1\_value, reg2\_value, reg\_enb; pullup (Vcc); wire Result\_2; nmos (Result\_2, Vcc, reg\_enb); nor (strong0, weak1) (Result\_2, reg1\_value, reg2\_value);

3/29/04 &

#### Complete Example





3/29/04 &

#### Combining <sup>a</sup> Signal Having Known Strength and Known Value with <sup>a</sup> Signal Having Ambiguous Strength

- $\blacksquare$  Step 1: the result includes the strengths of the ambiguous signal that are greater than or equal to the strength of the unambiguous signal
- Step 2: if the unambiguous signal and the ambiguous signal now have different logic values, the result includes the strength of the unambiguous signal and the intermediate values in the gap between the strengths taken from Step 1 and the strength of the unambiguous signal



#### Examples







3/29/04 &



#### Example



nand (strong1, highz0) G2(Result, a,b)







3/29/04 &



#### Signal Strengths and Wired Logic

- Nets of type **wand**, **wor**, **triand**, and **trior** automatically resolve contention between drivers having the same strength
	- **wand** and **triand** (**wor** and **trior**) produce <sup>a</sup> logic value  $0(1)$  if any driver is  $0(1)$

#### ■ Example (wired-and)



3/29/04 &

# Signal Strengths and Wired Logic

 When <sup>a</sup> net of type **wand**, **wor**, **triand**, or **trior** is driven by drivers having different strengths, the simulator considers all possible combinations of strengths between drivers and retains the dominant results, while taking into account the predefined wire behavior of the net

#### **Example**



3/29/04 &